

What is claimed is:

- 1           1. A delay circuit comprising  
2           a first network having an input and an output node;  
3           a second network having an input and an output,  
4           the input of the second network being coupled to the output node  
5           of the first network;  
6           the first network and the second network being configured such that:  
7           a glitch at the input to the first network having a length of  
8           approximately one-half of a standard glitch time or less  
9           does not cause the voltage at the output of the second  
10          network to cross a threshold;  
11          a glitch at the input to the first network having a length of between  
12          approximately one-half and two standard glitch times  
13          causes the voltage at the output of the second network to  
14          cross the threshold for less than the length of the glitch; and  
15          a glitch at the input to the first network having a length of greater  
16          than approximately two standard glitch times causes the  
17          voltage at the output of the second network to cross the  
18          threshold for approximately the time of the glitch.
- 1           2. The delay circuit of claim 1 wherein  
2           the first network comprises a P-type FET and an N-type FET, the gates of  
3           the two FETs being coupled together and the drains of the two  
4           FETs being coupled together, the source of the P-type FET being  
5           coupled to the power source and the source of the N-type FET  
6           being coupled to ground.
- 1           3. The delay circuit of claim 2 wherein the channel of at least one of the FETs is  
2           non-linear.
- 1           4. The delay circuit of claim 3 wherein the channel of the at least one of the FETs  
2           includes a jog.

- 1 5. The delay circuit of claim 1 wherein  
2 the jog is a right angle.
- 1 6. The delay circuit of claim 1 wherein  
2 the second network is an inverter.
- 1 7. The delay circuit of claim 1 wherein  
2 the voltage at the output of the second network crosses the threshold after  
3 a delay relative to the arrival of the glitch at the input to the first  
4 network, the delay being determined by characteristics of the first  
5 network and characteristics of the second network.
- 1 8. An SEU-resistant circuit comprising  
2 a gate having an input and an output;  
3 a feedback path from the output of the gate to the input of the gate, the  
4 feedback path comprising two or more delay elements; and  
5 the gate and the two or more delay elements being configured to absorb a  
6 standard glitch at the input to the gate before it propagates through  
7 the feedback path to the input of the gate, the delay being spread  
8 among the gate and the two or more delay elements.
- 1 9. The SEU-resistant circuit of claim 8 wherein the delay is substantially evenly  
2 spread among the gate and the two or more delay elements.
- 1 10. The SEU-resistant circuit of claim 8 wherein the delay elements comprise  
2 balanced gates.
- 1 11. The SEU-resistant circuit of claim 8 wherein  
2 the feedback path further comprises a driver gate.
- 1 12. The SEU-resistant circuit of claim 8 wherein  
2 the delay elements comprise inverters.

1 13. The SEU-resistant circuit of claim 8 wherein  
2 the number of delay elements is even.

1 14. An SEU-resistant circuit having a first state and a second state, the SEU-  
2 resistant circuit comprising  
3 a first flip-flop having a first state and a second state, the first flip-flop  
4 configured to change state upon application of a signal to a first  
5 flip-flop signal input;  
6 a second flip-flop having a first state and a second state equivalent to the  
7 first state and the second state of the first flip-flop, the second flip-  
8 flop configured to change state upon application of a signal to a  
9 second flip-flop signal input;  
10 the first flip-flop being coupled to the second flip-flop such that the SEU-  
11 resistant circuit does not change from its first state to its second  
12 state unless the state of the first flip-flop agrees with the state of  
13 the second flip-flop;  
14 an input to receive a signal to cause the SEU-resistant circuit to change  
15 states when the signal changes states;  
16 the input coupled to the first flip-flop signal input;  
17 the input coupled to the second flip-flop signal input through a delay  
18 circuit; and  
19 the input is for one of a clock, reset or preset signal.

20  
1 15. The SEU-resistant circuit of claim 14, wherein  
2 the delay circuit is non-inverting.

1 16. The SEU-resistant circuit of claim 14, wherein  
2 the delay circuit has a delay greater than the maximum expected glitch  
3 time.

1 17. A transition NAND gate comprising  
2 two or more input nodes;  
3 an output node;  
4 a state machine responsive to the two or more input nodes;  
5 the state machine being in a current state when signals applied to the  
6 respective input nodes have specified values;  
7 the state machine being capable of transitioning from a most recent current  
8 state to a state that is not a current state;  
9 the output node storing the current state of the state machine.

1 18. The transition NAND gate of claim 17 wherein  
2 the output node has parasitic capacitance and the output node stores the  
3 current state in its parasitic capacitance.

1 19. The transition NAND gate of claim 17 wherein the state machine comprises:  
2 a supply-side FET for each input terminal,  
3 the gate of each supply-side FET being connected to a respective  
4 input terminal,  
5 the supply-side FETs being connected in series,  
6 the series-connected supply-side FETs having a supply end and an  
7 output end;  
8 a ground-side FET for each input terminal,  
9 the gate of each ground-side FET being connected to a respective  
10 input terminal,  
11 the ground-side FETs being connected in series,  
12 the series-connected ground-side FETs having a ground end and an  
13 output end;  
14 the output end of the series-connected supply-side FETs being connected  
15 to the output end of the series connected ground-side FETs to form  
16 an output terminal.

- 1        20. The transition NAND gate of claim 19 wherein  
2                the supply-side FETs are P-type FETs; and  
3                the ground-side FETs are N-type FETs.
- 1        21. The transition NAND gate of claim 17 wherein  
2                the state machine is in a first current state when signals connected to the  
3                input nodes are all high; and  
4                the state machine is in a second current state when signals connected to  
5                the input nodes are all low.

T00240" E03011860

1 22. An SEU-resistant flip-flop comprising

2 a Data input; <sup>112</sup>

3 a GB input;

4 a network responsive to signals applied to the Data input and the GB  
5 input;

6 the network having a Q1 output which has the value of the signal applied  
7 to the Data input when the signal applied to the GB input is low;

8 the network having a Q2 output which has the value of the signal applied  
9 to the Data input D seconds after the signal applied to the GB input  
10 is low; <sup>112</sup>

11 the Q1 output of the network being coupled to a Q1 node;

12 the Q2 output of the network being coupled to a Q2 node;

13 a two-input one-output TAG, the output of the TAG being configured to  
14 change state only if the value of the signal on its first input is the  
15 same as the value of the signal on its second input;

16 the first input of the TAG being coupled to the Q1 node;

17 the second input of the TAG being coupled to the Q2 node;

18 the output of the TAG being coupled to a QB node;

19 a first slow inverter having its input coupled to the QB node and its output  
20 coupled to the Q1 node; and

21 a second slow inverter having its input coupled to the QB node and its  
22 output coupled to the Q1 node.

1 23. The SEU-resistant flip-flop of claim 22 further comprising

2 a transmission gate, gated by the value of the signal in the GB node, in a  
3 signal path between the first slow inverter and the Q1 node; and

4 a transmission gate, gated by the value of the signal on the GB node, in a  
5 signal path between the second slow inverter and the Q2 node.

1 24. The SEU-resistant flip-flop of claim 22 further comprising

2 an inverter coupled to the QB node.

1        25. The SEU-resistant flip-flop of claim 22 wherein the TAG comprises  
2                two series-connected P-type FETs, the gate of a first P-type FET coupled  
3                to the Q1 node, the gate of a second P-type FET coupled to the Q2  
4                node, the series-connected P-type FETs having a supply end and a  
5                connection end;  
6                two series-connected N-type FETs, the gate of a first N-type FET coupled  
7                to the Q1 node, the gate of a second N-type FET coupled to the Q2  
8                node, the series-connected N-type FETs having a ground end and a  
9                connection end; and  
10              the connection end of the series-connected N-type FETs being coupled to  
11              the connection end of the series-connected P-type FETs and to the  
12              QB node.

1        26. The SEU-resistant flip-flop of claim 25 wherein  
2                the P-type FET coupled to the Q2 node is at the connection end of the  
3                series-connected P-type FETs; and  
4                the N-type FET coupled to the Q2 node is at the connection end of the  
5                series-connected N-type FETs.

1        27. The SEU-resistant flip-flop of claim 22 wherein the network comprises  
2                a first inverter having its input coupled to the GB input, the output of the  
3                first inverter being coupled to a G node;  
4                a delay G having its input coupled to the G node, the output of the delay G  
5                being coupled to a G2 node;  
6                an inverter having its input coupled to the G2 node and its output coupled  
7                to a GB2 node;  
8                a first transmission gate coupled between the Data input and the Q1 node  
9                and gated by the signals on the GB and G nodes; and  
10              a second transmission gate coupled between the Data input and the Q2  
11              node and gated by the signals on the GB2 and G2 nodes.

- 1 28. The SEU-resistant flip-flop of claim 27 wherein the delay G comprises  
2 a first delay coupled in series with a second delay.
- 1 29. The SEU-resistant flip-flop of claim 27 further comprising  
2 a buffer coupled between the Data input and the first and second  
3 transmission gates.
- 1 30. A method for reducing the vulnerability of a latch to single event upsets, the  
2 latch comprising a gate having an input and an output and a feedback path from the  
3 output to the input of the gate, the method comprising  
4 inserting a delay into the feedback path; and  
5 providing a delay in the gate.
- 1 31. The method of claim 30 wherein the gate comprises a first FET having a  
2 channel and a second FET having a channel, the channel of the first FET and the channel  
3 of the second FET coupled at a node having a parasitic capacitance, wherein providing  
4 comprises  
5 adjusting the characteristics of the channel of the first FET, the  
6 characteristics of the channel of the second FET and the parasitic  
7 capacitance of the node.
- 1 32. The method of claim 31 wherein adjusting comprises  
2 increasing the length of the channel of the first FET.
- 1 33. The method of claim 32 wherein increasing comprises  
2 making the channel non-linear.
- 1 34. The method of claim 33 wherein making comprises  
2 inserting a jog into the channel.
- 1 35. The method of claim 34 wherein the jog is a right angle.



1           36. The method of claim 31 further comprising  
2           coupling the output of the gate to a threshold device having an input, an  
3           output and a threshold, the output having a first value when the  
4           input is less than the threshold and a second value when the input  
5           is greater than the threshold.

1           37. The method of claim 31 further comprising  
2           adjusting the time constant and the threshold so that  
3           a glitch of length  $L_1$  at the input to the gate would not effect the  
4           output of the threshold device;  
5           a glitch of length  $L_2$ ,  $L_1 < L_2 < L_3$ , would cause a pulse of length  
6            $L_4 < L_2$  to appear at the output of the threshold device after  
7           a delay determined by the time constant and the threshold;  
8           and  
9           a glitch of length  $L_5 > L_3$  would cause a pulse of length  
10          approximately  $L_5$  to appear at the output of the threshold  
11          device after a delay determined by the time constant and  
12          the threshold.

FOI b7D b7C b7E b7F b7G b7H b7I b7J b7K b7L b7M b7N b7O b7P b7Q b7R b7S b7T b7U b7V b7W b7X b7Y b7Z b8A b8B b8C b8D b8E b8F b8G b8H b8I b8J b8K b8L b8M b8N b8O b8P b8Q b8R b8S b8T b8U b8V b8W b8X b8Y b8Z b9A b9B b9C b9D b9E b9F b9G b9H b9I b9J b9K b9L b9M b9N b9O b9P b9Q b9R b9S b9T b9U b9V b9W b9X b9Y b9Z b10A b10B b10C b10D b10E b10F b10G b10H b10I b10J b10K b10L b10M b10N b10O b10P b10Q b10R b10S b10T b10U b10V b10W b10X b10Y b10Z b11A b11B b11C b11D b11E b11F b11G b11H b11I b11J b11K b11L b11M b11N b11O b11P b11Q b11R b11S b11T b11U b11V b11W b11X b11Y b11Z b12A b12B b12C b12D b12E b12F b12G b12H b12I b12J b12K b12L b12M b12N b12O b12P b12Q b12R b12S b12T b12U b12V b12W b12X b12Y b12Z